Quantum computers require interfaces with classical electronics for efficient qubit control, measurement and fast data processing. Fabricating the qubit and the classical control layer using the same technology is appealing because it will facilitate the integration process, improving feedback speeds and offer potential solutions to wiring and layout challenges. Integrating classical and quantum devices monolithically, using complementary metal-oxidetransistor (CMOS) processes, enables the processor to profit from the most mature industrial technology for the fabrication of large scale circuits. Here we demonstrate the integration of a single-electron charge storage CMOS quantum dot with a CMOS transistor for control of the readout via gate-based dispersive sensing using a lumped element LC resonator. The control field-effect transistor (FET) and quantum dot are fabricated on the same chip using fullydepleted silicon-on-insulator technology. We obtain a charge sensitivity of δq = 165 µeHz −1/2 when the quantum dot readout is enabled by the control FET. Additionally, we observe a single-electron retention time of the order of a second when storing a single-electron charge on the quantum dot at milli-Kelvin temperatures.
Quantum computers require interfaces with classical electronics for efficient qubit control, measurement and fast data processing. Fabricating the qubit and the classical control layer using the same technology is appealing because it will facilitate the integration process, improving feedback speeds and offer potential solutions to wiring and layout challenges. Integrating classical and quantum devices monolithically, using complementary metal-oxidetransistor (CMOS) processes, enables the processor to profit from the most mature industrial technology for the fabrication of large scale circuits. Here we demonstrate the integration of a single-electron charge storage CMOS quantum dot with a CMOS transistor for control of the readout via gate-based dispersive sensing using a lumped element LC resonator. The control field-effect transistor (FET) and quantum dot are fabricated on the same chip using fullydepleted silicon-on-insulator technology. We obtain a charge sensitivity of δq = 165 µeHz −1/2 when the quantum dot readout is enabled by the control FET. Additionally, we observe a single-electron retention time of the order of a second when storing a single-electron charge on the quantum dot at milli-Kelvin temperatures.
These results demonstrate first steps towards time-based multiplexing of gate-based dispersive qubit readout in CMOS technology opening the path for the development of an all-silicon quantum-classical processor.
Keywords quantum dot, transistor, silicon, dispersive radio frequency readout, multiplexing, CMOS Multiple quantum computing platforms have already reached the level of few-qubit demonstrators 1, 2 and are addressing the challenges of scaling up to larger arrays in order to implement error-correction protocols [3] [4] [5] and tackle practical problems. In each case, interfaces are required between classical control systems (which may include optics, microwaves and DC electronics, depending on the technology platform) to perform control and readout of the quantum state of the system, 6 including low-level operations to implement feedback and error correction, and high-level operations to perform the quantum algorithm.
Amongst the most promising candidates for large-scale quantum computing are electron spins in semiconductor quantum dots, particularly in isotopically purified silicon. [7] [8] [9] [10] Silicon is attractive as a host material as it offers long coherence times and a variety of qubit implementations (T e 2 = 40 µs in Si/SiGe, 11 T e 2 = 28 ms in MOS 9 and T e 2 = 550 ms in donor 12 based nanostructures) and coupling geometries. 9,10,13-16 These silicon-based approaches can all, to varying degrees, leverage nanofabrication techniques used in the semiconductor industry, and it is also possible to directly make use of CMOS technology (responsible for an exponential growth of transistor count in classical processors 17 ) as the basic platform for qubit devices.
14, 15 The small footprint of the qubit nanostructures themselves would allow for high-density integration of the qubits, in principle, 16 however, exploiting this potential to scale up to a large number of densely packed qubits brings formidable challenges in qubit addressing.
CMOS technologies provide a natural route towards tackling challenges in qubit addressing and the integration of control and readout electronics for large scale quantum processors. 18 This is reflected in a recent proposal by Veldhorst et al., which considered on-chip integration of quantum and classical hardware, with a CMOS-based quantum processor relying on quantum-dot spin qubits and transistorbased control circuits together with charge storage and a scalable gate-based readout scheme.
19
The architecture has similarities with the floating memory gates found in modern DRAM chips. 20 In both cases a key concept which underpins scalability is multiplexing: the ability to address arrays of 2 n (qu)bits using O(n) leads.
On-chip multiplexing circuitry to address elements of an array of gate-defined quantum devices has been demonstrated in GaAs 21, 22 (256 QPCs) and Si/SiGe 23 (four quantum dot devices). Similarly, a switching matrix for a highfrequency transmission line has been realized 24 showing routes towards controlling large scale devices. In addition to control, fast high-fidelity readout is another essential requirement, and for quantum dot devices this is commonly achieved using nearby electrometers. [25] [26] [27] Gatebased readout [28] [29] [30] provides a more scalable alternative, taking the gate(s) that define the quantum dot and using them additionally as a sensor. For both separate and gate-based qubit readout, sensitivity and speed is improved by using radio frequency (rf) techniques: coupling the sensor to a rf resonant circuit. Recently, gate-based approaches have reached a sensitivity of 37 µeHz −1/2 , 31 comparable to rf electrometers. 26, 32, 33 Frequency-domain multiplexing is a useful method to read out multiple sensors simultaneously, however, the scalability of this approach is limited by the accessible bandwidth.
34
Here, we report on gate-based rf-reflectometry of a quantum dot, controlled through a fieldeffect transistor (FET) at milli-Kelvin temperature. Both the quantum dot device and control FET are fabricated using the same CMOS fabrication process and are realized on the same chip as envisioned by Veldhorst et al. 19 Our experiment realizes a first step towards an integrated time-based multiplexing of gate-based reflectometry readout (CMOS and cryogenic compatible) by demonstrating sensitive readout through a control FET in the 'ON' state combined with floating gate charge storage in the 'OFF' state.
Both the quantum dot device and control FET are based on CMOS transistors fabricated on a silicon-on-insulator (SOI) substrate where the silicon substrate acts as a backgate. The control FET is realized using a wide channel (10 µm) and short gate (50 nm) device, while the quantum device consists of a narrow nanowire (60 nm) with a short gate (30 nm). The measurement setup is depicted in Fig. 1 .(a) including a SEM micrograph of both devices. The connection between the devices is made onchip using a short bond wire. In the transistor with the nanowire channel, we expect formation of quantum dots in the upper corners of the nanowire due to an enhanced field effect under the gate.
35 At large positive back-gate voltage the wave-function of electrons in the corners is expected to extend further into the center of the wire resulting in a single extended quantum dot (see Fig. 1 
.(d)).
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In this configuration, the combined quantumclassical CMOS circuit has two primary inputs which, in analogy to a multiplexer or memory device, we refer to as the word-and data-(bit) line. The wordline is connected to the gate of the control FET, while the dataline passes through the channel of the control FET and is applied to the gate of the quantum device. Source-drain transport through the quantum device can be measured directly, or readout based on rf-reflectometry can be performed by applying rf-modulation onto the dataline (via an on-PCB bias tee) and using an LC resonant circuit made from a surface mount inductor and the parasitic capacitance of the device C p . In this way, the rf-modulation and dataline voltage V DL should only be applied to the quantum device gate when the control FET gate voltage V WL is above threshold. The LC resonator response is amplified at multiple stages, followed by IQ-demodulation (not shown, see GonzalezZalba et al. 30 for details) from which the amplitude and phase of the reflected signal is obtained. The phase Φ of the reflected signal is sensitive to small changes ∆C in the quantum capacitance of the quantum device, associated, for example, with the tunneling of single electrons: ∆Φ ≈ −πQ∆C/C T with Q being the quality factor of the resonator and C T being the total capacitance of the circuit.
First, we characterize the quantum device and control FET through transport measurements. We measure the source-drain current through the quantum device as a function of V DL and V WL , under some small source-drain bias (V SD = 1 mV), observing the turn-on of the FET and quantum device in Fig. 1.(b) . When the control FET is operated below threshold (the 'OFF' state), the gate of the quantum device is isolated from the the signal on the dataline. In this state of the circuit, the quantum device gate floats, allowing it to retain its charge over a timescale of a second, as we explore later on. For measurements where V WL is ramped slowly (as in Fig. 1.(b) ), the quantum device gate voltage tends to 0 V when the control FET is 'OFF'. Once the control FET is operated well above threshold the transfer curve of the quantum device transistor can be measured, while a transition region is also apparent where the control FET is still strongly resistive. From An important tuning parameter for the quantum device used here is the back-gate voltage V BG applied to the substrate -in principle, this affects both the control FET and quantum device as they are realized on the same chip. In Fig. 1.(c) , we demonstrate that the control FET remains in a low-resistance state for a large range of V BG when operated well above threshold (V WL = 1.3 V). At large positive back-gate voltage we observe clear and regular Coulomb oscillations. Finally, in Fig. 1.(e) , we confirm the formation of a single few-electron quantum dot under the gate of the quantum device by measuring Coulomb diamonds at V BG = 10 V and V WL = 1.3 V. We observe a first addition energy of about 16 meV showing strong confinement compatible with previous measurements.
14,35
We now move on to performing gate-based rf readout of the quantum dot, and evaluating the achievable charge sensitivity, considering the potential impact of the additional parasitic capacitance and dissipation from the control FET circuit. First, we characterize the LC resonant circuit by measuring reflection (S 11 ) as a function of V WL (see Fig. 2.(a) ). We observe lowering of the resonance frequency when the control FET is operated above threshold (V WL > 0.63 V) due to the additional capacitance of the FET circuit that appears in parallel to C p . From Fig. 2.(b) which shows the total capacitance C T of the LC circuit (obtained from Fig. 2.(a) using the nominal inductance L = 390 nH) we estimate the contribution of the FET circuit to 105 fF.
Next, we examine the phase response of the resonant circuit as a function of the gate voltage on the control FET (see Fig. 2.(c) ), using rf modulation at frequency f rf = 313 MHz and power P rf = −88 dBm. Starting with the control FET well above threshold (V WL = 1.3 V), in the strong accumulation regime, we observe three principal Coulomb peaks when ramping V DL (blue trace). The peaks remain initially visible as V WL is reduced, though a background signal begins to dominate as the control FET enters the weak inversion regime where the FET gate capacitance strongly depends on V WL − V DL . Since V DL is modulated by the rfsignal, this is picked up in the dispersive response of the resonator as an additional change in capacitance that in turns produced and addi- tional phase shift that depends on V DL . Eventually, when V WL < 0.5 V the control FET is below threshold and the dispersive response vanishes (green trace). We note the appearance of additional features in the scan (indicated by asterisks) which we identify with single-electron tunneling events in the control FET due to their V WL dependence. These features become more apparent when operating the control FET close to threshold. Fig. 2.(d) shows rf measurements (with the control FET well above threshold) showing Coulomb diamonds of the quantum dot in the same voltage region as the transport measurements in Fig. 1.(e) . The correspondence be- tween both sets of measurements shows that, in the strong accumulation regime, the FET channel has negligible impact on the rf readout.
To measure the charge sensitivity of the gatebased sensor with control FET, we apply a small-amplitude signal of frequency f s = 303 Hz (in addition to the rf-modulation at f rf ) onto the dataline and monitor the signal-to-noise ratio (SNR) in dB of the sidebands appearing in the frequency spectrum at f rf ± f s . The amplitude of the signal (0.2 mVpp) corresponds to a change of ∆q = 0.01e in the charge on the quantum dot, where e is the charge of the electron. A typical spectrum in shown in Fig. 3.(a) . We optimize the sideband SNR by tuning the circuit parameters V DL , f rf and P rf as seen in Fig.  3.(b-e) respectively. First, we find the maximum sensitivity at the point of maximum slope in the response of the resonator, V DL = 0.525 V.
The rf-frequency dependence, in Fig. 3.(c) , reveals a maximum at f rf = 313 MHz and a 3dB bandwidth of 13 MHz which translates in to a loaded Q-factor of 24 in the 'ON' state of the control FET. This contrasts with 'OFF'-states measurements, and previous results 31 where the loaded Q was ≈ 40. The optimal value for the rf power P rf was found to be −86 dBm. Finally, observing the SNR as a function of V WL (Fig.  3.(e) ) we identify two plateaus corresponding to the 'ON'-and 'OFF'-states of the control FET.
In the approximately linear transition between the plateaus, we observe multiple scattered data points which we attribute to transitions in the weak inversion regime of the FET (c.f. starred features in Fig. 2.(c) ). Overall, using optimized circuit parameters we obtain a SNR of 15.6 dB which translates into a charge sensitivity of ∆q/( √ 2B SA × 10 SNR/20 ) = 165 µeHz
for the chosen spectrum analyzer bandwidth B SA = 50 Hz. This result compares well to rf-QPC devices 32 and demonstrates a near two orders of magnitude improvement compared to GaAs based gate sensors 28 and comes close to a previously reported sensitivity in a similar device.
31
For multiplexing of the quantum device gate signal to be effective, the gate must be able to store the charge for a retention time which is long compared to the inverse of the refresh rate. To measure the charge retention time in our circuit, we study the dynamics of the quantum device when switching the control FET on and off. Measurements were performed in a different pair of devices, nominally identical to those used above. In Fig. 4.(a) we present the equivalent circuit of the charge memory node, similar to a voltage divider for the dataline voltage V DL with the variable channel resistance of the FET, R FET , and gate leakage resistance, R G , that represents dielectric losses through the gate-oxide. Both resistances determine the
V DL appearing on the gate of the quantum device -the capacitance of this gate, represented by C G , can be obtained from the gate voltage spacing ∆V DL between consecutive Coulomb blockade oscillations plotted in Fig. 4.(d) . Using C n,n+1 G = e/∆V n,n+1 DL , where n is the number of electrons in the dot, we obtain Demonstration of rf-sensing combined with fast switching of the control FET. Initially, the FET is biased above threshold and V DL is ramped from 0.46 V to 0.50 V. Tunneling of the first electron onto the quantum dot is observed (left axis). After 7.5 ms the FET is biased below threshold leading to a large jump in phase due to the change in resonance frequency (right axis) while V DL is ramped back down. In the 'OFF' state no electron tunneling is observed. Fig. 4.(b) we show the voltage division V G /V DL obtained by tracking the position of the Coulomb peak as a function of (V WL − V DL ). We conclude that at V WL < 0.5 V the resistance of the control FET channel becomes greater than the gate leakage in the quantum device.
The charging dynamics of the device is determined by the circuit RC time constant τ =
. We study these dynamics by switching the control FET from an 'ON' state to different 'OFF' states and monitoring the resulting source-drain current through the quantum device (see Fig. 4.(c) ). In each case, V DL is kept constant at 0.6 V. By comparing the transient response with the quantum device transfer characteristic (Fig. 4.(d) ) we see that I SD (t) reproduces the Coulomb oscillations, with the steady-state current determined by the voltage divider and V DL . For V WL = 0.6 V as the 'OFF' state, R FET < R G the discharging of the gate capacitor occurs mainly through the control FET channel. For a more resistive 'OFF' state of the control FET, as given by V WL = 0.34 V, discharging of the gate capacitor occurs mainly through gate leakage since R F > R G and the steady-state voltage on the quantum device gate V G approaches zero.
Using the observed time dynamics of the current in Fig. 4 .(c), we characterize the singleelectron retention time of the storage node through time lapses ∆t n,n+1 between successive Coulomb oscillations, obtaining ∆t 1,2 = 1450 ms and ∆t 0,1 = 780 ms. These retention times can be used to estimate the following circuit parameters:
18 Ω and R G = 3.5 · 10
18 Ω. For the RC time constant we find τ 1,2 , τ 0,1 ≈ 12 s. These results provide valuable information to assess the suitability of time-multiplexing dispersive readout for large scale quantum computing. First of all, these values compare quite favorably to stateof-the-art DRAM cells, which show a leakage resistance on the order of 10 15 Ω 37 and a refresh time of 64 ms. 38 Moreover, the retention times reported here are well above the typical expected readout times of 100 ns of gate-based reflectometry 31 and the single qubit coherence time of 28 ms in 28 Si substrates. 9 Considering typical operation times of spin qubits in silicon (1 µs) this retention time will allow addressing of 10 6 qubits before the voltage on one node needs to be refreshed.
As a demonstration of time-multiplexed dispersive readout, we perform a rf reflectometry measurement followed by fast switching of the control FET, shown in Fig. 4.(d) . In the first part of the measurement cycle, V DL is ramped from 0.46 V to 0.50 V while the control FET gate is 'ON' (V WL = 1.2 V), leading to a tunneling of the first electron onto the quantum dot.
Then, after 7.5 ms, the control FET is switched to the 'OFF' state (V WL = 0.3 V) and V DL is ramped down to 0.46 V. As expected, no dispersive response from the quantum dot is measured during this time period, which could instead be used to measure another quantum device connected to the same dataline via a different control FET. In this way, multiple qubits could be measured sequentially within the retention time of the charge storage circuit.
Although integration of quantum and classical CMOS devices promises major advantages in practical quantum computing architectures, for example in addressing wiring challenges, this comes at a cost of managing the dissipation of heat from the classical control circuits. We estimate the heat dissipation per device in our experiments, based on the dynamic power produced by the control FET which is given by P = C FET f op ∆V 2 . We estimate C FET , the FET capacitance, to be C FET = 13 fF, given the FET dimensions (50 nm × 10 µm gate and 1.3 nm equivalent oxide thickness). The operation frequency f op is limited by readout time, typically t = 1 µs for rf-sensors, which determines the maximal frequency of 1 MHz. The largest voltage difference between the 'ON' and 'OFF' state of the FET chosen in this experiment comes close to ∆V = 1 V. From this we estimate a power dissipation of P = 13 nW per device, which can be treated as an upper bound as the dimensions and thus the capacitance of the FET, the operation frequency and voltage difference ∆V could all be reduced. Nevertheless, assuming a cooling power of 400 µW at 100 mK, as achieved in current dilution refrigerators, operation of at least 30, 000 transistors would be possible at this temperature.
In conclusion, we have demonstrated the integration of three elements likely to play key roles in a large scale spin-based quantum computer: a quantum device (quantum dot), a classical control device (field-effect transistor) and sensitive charge readout (electrical resonator). Two of these have been fabricated on the same chip using CMOS technology and there is a potential for the LC resonator to be made in a CMOS process. The footprint of such spiral inductors can exceed 500 × 500 µm 2 , 39 however, by reducing the spiral dimensions 34 or using kinetic inductance 40 a two order of magnitude reduction in footprint area is expected. High quality factors could be achieved by using superconducting TiN, which is already found in the gate-stack of current CMOS transistors. Overall, we have demonstrated a first step towards time-based multiplexing of gate-based radiofrequency reflectometry, with a charge sensitivity of δq = 165 µeHz −1/2 , motivating further experiments on multi-qubit circuits. Another key area for further development will be incorporation of single-shot dispersive readout of singleelectron transitions, as a necessary requirement for active feedback in quantum error-correcting protocols.
